Abstract. This paper addresses the state-of-the-art in microwave and millimetre-wave power transistor technology. The relative performance of microwave power transistor technology from 1 GHz to 60 GHz is reviewed. The fundamental technological drivers in the design of microwave compound semiconductor power transistors are discussed as the basis for developing optimum designs. A new high yield power GaAs pHEMT process is described and the application of this technology to multi-carrier microwave power amplifiers is discussed, achieving state-of-the-art performance, with output powers of up to 120 W with 70% efficiency at 2.1 GHz.
transistors, and in particular pseudomorphic high electron mobility transistors (pHEMTs) and heterojunction bipolar transistors (HBTs), which can achieve higher efficiencies and improved linearity at these frequencies [1, 2] .
POWER TRANSISTOR PERFORMANCE
Choice of Technology. The choice of power transistor for a given application strongly depends on the mode of operation at the required frequency. Key performance parameters are the power output and power added efficiency, which in turn relate to the maximum operating voltage and current handling capability of the transistor and its large-signal gain. A comparison of the power output and power added efficiency (PAE) performance of a variety of popular RF technologies is shown in Figure 1 and Figure 2 .
In the frequency range 900 MHz to 1.8 GHz LDMOS has the lowest output power density (power per gate/emitter periphery), whilst the HBT has the highest power density.
This apparent potential size advantage of HBTs is partially mitigated by the need for ballast resistors and thermal management on the smaller die. LDMOS is well established in both infrastructure and handset applications. Recently, pHEMT and HBTs have achieved significant levels of penetration into new designs of handset power amplifier, offering improved efficiency. PHEMT (and MESFET) driver transistors are often used in existing designs to drive LDMOS output stages in wireless infrastructure designs, where until recently the power handling and cost of LDMOS was superior to that of other technologies. There have also been significant advances in new generations of LDMOS technology [3] aimed at improving the efficiency and linearity. power microwave transistors. Although LDMOS FETs are the most widely used technology today in this application below 2 GHz, their relatively low unity gain cut-off frequency (usually below 7 GHz), means that they struggle to simultaneously meet the efficiency and linearity requirements for third-generation mobile communication systems operating above 2 GHz. Over the past three years very high power GaAs MESFETs, HFETs and PHEMTs have demonstrated superior performance to LDMOS at these frequencies [4, 5, 6] . Until recently the cost of compound semiconductor transistors has been significantly higher than that of LDMOS. However, with a target price of less than $1/Watt for a packaged part, recent developments in manufacturing technology (notably 6" GaAs wafers) promise competitive pricing from compound semiconductor devices. A new high power, high yield GaAs FET technology is described in this paper that satisfies the demanding performance required for third-generation mobile communication power amplifiers. The cost of packaging remains a substantial element of the final cost of discrete power transistors and this has led to the development of higher levels of integration in multi-chip modular designs.
Other applications, such as Radar, have used both silicon bipolar and LDMOS devices at lower frequencies (up to 4 GHz), but increasingly GaAs-based transistors (MESFETs, HEMTs, HBTs) are being used to improve performance in these systems. Above 8 GHz, these GaAs transistors are used exclusively at this time. Increased interest in electronically-scanned (Escan) radars has led to the requirement for high efficiency power amplifier monolithic microwave integrated circuits (MMICs). An 8 Watt, 10 GHz power amplifier for Escan radar applications is shown in Figure 3 , which was fabricated using the process described later in this paper. At frequencies above 18 GHz, where power levels of few Watts are usually required in applications such as Point-to-Point transceivers, HEMT MMIC technology is dominant.
Wide-bandgap Semiconductors. The recent introduction of wide-bandgap semiconductors such as SiC and GaN has led to the development of new types of power transistor with very high breakdown voltages and the potential for operating voltages above 40V. These devices achieve very high power densities -GaN holds the record of 9.2 W/ mm of gate periphery at 8 GHz [7, 8] . The breakdown field in SiC and GaN is over five times higher than that in GaAs, compensating for the lower mobility of these materials. Hence, although the knee voltage of these transistors is higher than that of GaAs FETs (often 4V compared with 1V), the higher operating voltage allows power densities of up to an order of magnitude higher than that achievable with GaAs or LDMOS. These transistors also offer favourable thermal properties with better conductivity and tolerance to higher temperatures. AlGaN/GaN heterojunctions allow GaN HEMTs to achieve higher current densities than comparable SiC FETs. However, there are still several technological hurdles to overcome before these technologies mature to the point of providing a cost-competitive reliable alternative to GaAs and Si. In particular, the challenges in growing large SiC substrates and the absence of a bulk GaN substrate require technologies such as GaN epitaxy on SiC or Si wafers. At present the relatively small wafer size (≤ 3" diameter), the high defect density and high levels of traps in these wafers are much worse than that achievable in GaAs, limiting the yield and performance.
MICROWAVE POWER TRANSISTOR DESIGN
Fundamental Parameters. The discussion in the remainder of this paper will focus on compound semiconductor FETs and the development of a new GaAs pHEMT power transistor technology that achieves relatively high breakdown voltages, for application in mobile communications and radar. Generally speaking, in most power amplifier designs, the power transistor is required to have a minimum peak drain operating voltage of double the quiescent operating bias voltage. In some modes of operation (such as Class E and Class F) this breakdown voltage may have to be up to three times higher than the bias voltage. This provides a lower bound on the breakdown voltage.
It is necessary to recognise that in depletion-mode FETs, with negative gate bias voltages, that the gate-drain peak voltage is usually the limiting factor in terms of breakdown. Although LDMOS, SiC and GaN transistors can achieve breakdown voltages of over 60V or more, GaAs-based transistors rarely exceed 25V for breakdown for V DSB or V DGB (determined for a given level of gate current in GaAs FETs). This usually limits the DC supply to less than 12V for GaAs FETs. In GaAs MESFETs and HEMTs the breakdown voltage is usually determined by the interaction of surface geometry, surface material properties and active channel design. In particular, key parameters are the gate-drain separation, the Schottky gate parameters including the built-in potential, metallization and recess (single or double) and the drain-source channel parameters (doping, material composition and layer thicknesses). Novel GaAs FET structures including gamma gates (the shape of the gate metallization) and field-plate FETs have been reported, which achieve breakdown voltages of over 100V [9] . An experimental gamma-gate structure, developed for a pHEMT is shown in Figure 4 . A disadvantage of this approach is that the cut-off frequency of the FET is reduced as a consequence of the increased gate-drain capacitance. A power pHEMT process with a 'T' gate structure and exceptionally good DC and microwave performance is described later in this paper.
A key parameter in power FET design is the breakdown field, which limits the peak electric field between the gate and drain, Table 1 . The breakdown field is a strong function of the material quality and the density of impurities (including the donors). Over the past ten years improvements in GaAs material technology have led to an increase in the breakdown fields achievable in practical structures and these now approach the theoretical limit.
The breakdown voltage in a GaAs power FET is maximised by careful design of the channel, whilst employing double recess gate structures and appropriate passivation of the semiconductor surface. The gate-drain spacing is optimized to maximize the breakdown voltage, whilst avoiding excessive drain channel resistance. Surface states in GaAs and InP give rise to surface depletion, which interacts with passivation layers causing unwanted surface leakage, breakdown, and transient trapping phenomena that can manifest themselves as gate and drain lag effects.
The drain current (with a maximum value I max at V knee ), knee voltage (V knee ) and gain in microwave FETs is directly dependent on the electron mobility, velocity and electron density in the conducting channel. GaAs has a mobility, which is over four times higher than that of Si and achieves very high peak velocity over a short distance (velocity overshoot). Hence, in short gate length GaAs-based power FETs the maximum current handling capacity per unit periphery is the highest of all the semiconductor technologies considered here. Unfortunately, the mobility and velocity decrease as the doping density increases (ie. as the current handling increases). This problem can be overcome using in GaAs pHEMT structures with undoped channels and separate highly doped supply layer (normally separated with a thin undoped spacer layer). However, the desire for higher charge densities in the supply levels has to be balanced against the requirement to maximize breakdown voltage, which also decreases with increasing doping level (due to impact or avalanche ionisation). 
ELECTRO-THERMAL MODELLING AND DESIGN
The performance of new power transistor designs can be assessed using physical device models in conjunction with time domain simulators to study directly large-signal behaviour [10, 11] , including intermodulation distortion (within the limitations of lengthy time-domain simulation for this type of signal) [14] . During the past ten years, a fast class of simulation tool known as a 'quasi-two-dimensional (Q2D) model', has allowed relatively accurate results to be obtained in a small fraction of the time consumed by traditional two-dimensional models. The microwave power FET development described here has made use of the thermally self-consistent Leeds Physical Model (LPM), which is a fast fully physical Q2D simulator, with the capability of providing large signal time-domain data and allowing CAD timescale simulations [11, 12, 13, 14] .
A typical power pHEMT structure investigated in this work is shown in Figure 5 . In these devices, many of the layers in the device structure are very thin (< 100 Å) and often form heterostructure interfaces where quantization of the electron energy occurs, such as in the FET channel. The LPM model uses a self-consistent quantum mechanical model to represent the gate charge-control model [13] . In addition to its role in the full device model, this charge-control model has been used to investigate the epitaxial layer design. An example of a conduction energyband diagram for a pHEMT epitaxial structure is shown in Figure 6 . This clearly shows the 'rectangular' well, characteristic of InGaAs pHEMTs, showing the quantized electron energy levels. This profile has been designed to minimize parasitic conduction between the gate metal and the channel (the 'well').
The strong temperature dependence of electron mobility and relatively poor thermal conductivity of GaAs requires an accurate thermal model that can be coupled self-consistently to the electrical model of the transistor. Thermal modeling in this work has utilized a dynamic self-consistent thermal impedance matrix model of non-linear heat flow for the full power FET die [10, 14, 16] , supported by infra-red measurements. A simulated temperature profile, from the models used in this work, for a cross-section through a power FET is shown in Figure 7 , where peaks in the temperature correspond with the regions in the FET channel at the drain edge of the gate fingers. It has been shown that detailed device structure, including the device contact finger layout, surface metallisation and vias, all impact on the transient thermal response [16] . Also, thermal time constants can vary by several orders of magnitude, depending on the scale of power dissipation and temperature sensitive areas and volumes. This analysis provides valuable insight for thermal design.
Equivalent circuit modeling, based on extraction of model parameters from measured data, plays a key role in characterizing the devices and process. Passive elements, including via holes (used to ground the source contacts in the power FETs), have been characterized using this technique. Nonlinear model elements based on extraction from multi-frequency, bias-dependent S parameter measurements form the basis of the FET intrinsic equivalent circuit model.
A VERY HIGH PERFORMANCE POWER FET TECHNOLOGY
A high yield power pHEMT technology, based on an InGaAs/AlGaAs/GaAs molecular beam epitaxy layer structure, has been developed to support microwave power amplifier applications with single die capable of handling RF powers of up to 75W. Several novel processes were developed to fabricate these devices on 6" GaAs wafers, including a low resistance 'T' gate structure with silicon nitride SiN passivation, Figure 8 Figure 6 Gate metal location y GaAs substrate Power HEMT
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